





APP7 : 2 Type-C Application + HUB



VIA Labs, Inc.			
Designer		Approved	
Title: VL105-Q6_APP7_HUB_HDMI_PLUG			
Size	Document		Rev
C	APP7 Power Diagram		1.00
Date: Thursday, February 21, 2019		Page number: 2	of 9




Type-C Plug Cable




GPIO1	Port1 Switch Control
0	Port1 plug out No Charging status
1	Port1 plug in Charging status

- VBUS_M → VBUS_M [4,6,7]
- VBUS_DET1 → VBUS_DET1 [5]
- SBU1 → SBU1 [5]
- SBU2 → SBU2 [5]
- RRX0RRX0P → RRX0P [9]
- RRX0RRX0N → RRX0N [9]
- RRX1RRX1P → RRX1P [9]
- RRX1RRX1N → RRX1N [9]
- SSTX0- → SSTX0- [8]
- SSTX0+ → SSTX0+ [8]
- SSRX0- → SSRX0- [8]
- SSRX0+ → SSRX0+ [8]
- USBDP- → USBDP- [8]
- USBDP+ → USBDP+ [8]
- CC1_P1 → CC1_P1 [5]
- CC2_P1 → CC2_P1 [5]




VIA Labs, Inc.	
Designer	Approved
Title VL105-Q6_APP7_HUB_HDMI_PLUG	
Size C	Document Port1 Type-C Plug & Power Control
Date Thursday, February 21, 2019	Page number: 3 of 9



$$V_{out} = 0.6 * (1 + (R1/R2))$$

$$6.5V = 0.6 * (1 + (100/10))$$

SILERGY Buck DC-DC (SY8286A)




$$V_{out} = 0.6 * (1 + (R1/R2))$$


$$5.1V = 0.6 * (1 + (75/10))$$

VIA Labs, Inc.

Designer	Approved
Title VL105-Q6_APP7_HUB_HDMI_PLUG	
Size C	Document Boost-Buck Power
Date Thursday, February 21, 2019	Page number: 4 of 9




VIA Labs, Inc.		
Designer		Approved
Title VL105-Q6_APP7_HUB_HDMI_PLUG		
Size	Document	Rev
C	VL105 QFN60 APP7	0.1
Date:	Thursday, February 21, 2019	Page number: 5 of 9









BUS_5V → BUS_5V [4,5,7,8,9]
 G3_P2-SW → G3_P2-SW [5]
 G4_P2_VBS-D → G4_P2_VBS-D [5]
 A3V3 → A3V3 [3,5,7]
 PWREN1 → PWREN1 [8]


Port2 Receptacle








VBUS_M → VBUS_M [3,4,7]
 VBUS_DET2 → VBUS_DET2 [5]
 CC1_P2 → CC1_P2 [5]
 CC2_P2 → CC2_P2 [5]
 CS_2P → CS_2P [5]
 CS_2N → CS_2N [5]
 OVCUR1 → OVCUR1 [8]



VIA Labs, Inc.	
Designer	Approved
Title VL105-Q6_APP7_HUB_HDMI_PLUG	
Size C	Document Port2 Type-C Receptacle & Power Control
Date: Thursday, February 21, 2019	Page number: 6 of 9



VIA Labs, Inc.			
Designer		Approved	
Title VL105-Q6_APP7_HUB_HDMI_PLUG			
Size	Document		Rev 0.1
Date: Thursday, February 21, 2019		Page number: 7 of 9	



BUS_5V -> BUS_5V [4,5,6,7,8]

DP0- RRXP0 -> RRXP0 [3]

DP0- RRX0N -> RRX0N [3]





DP1- RRXP1 -> RRXP1 [3]

DP1- RRX1N -> RRX1N [3]



AUXP_PS176 -> AUXP_PS176 [5]

AUXN_PS176 -> AUXN_PS176 [5]

RX_HPDP -> RX_HPDP [5]



Add ground shielding between REXT and XTLO/XTLI



Power On Configuration







I2C_ADDR R208 4.7K/X S3V3

I2C_ADDR/GPIO5: Control I2C slave address selection, internal pull-down ~80k
0: 20h - 2Fh(default) 1: 90h - 9Fh, D0h - Dfh

Power On Configuration

S3V3 R212 4.7K/X GPIO3 R213 4.7K

GPIO3: PS176 DP Rx lane count capability selection, internal pull-down ~80k
0: 2 lane 1: 4 lane (default)



VIA Labs, Inc.

Designer	Approved
Title VL105-Q6_APP7_HUB_HDMI_PLUG	
Size C	Document PS176_DP to HDMI
Date: Thursday, February 21, 2019	Page number: 9 of 9